Tutorials: Difference between revisions

From VLSI
Jump to navigation Jump to search
Sjnystro (talk | contribs)
 
(59 intermediate revisions by 12 users not shown)
Line 1: Line 1:
==Analog/Mixed-Signal Software Tutorials==
==Analog/Mixed-Signal Software Tutorials==
*[[icfb setup]] - How to set up and run Cadence Virtuoso front-to-back IC design toolset for the first time
*[[Neocircuit setup]] - Setup for Neocircuit, a sophisticated circuit-optimization tool
*[[Neocircuit setup]] - Setup for Neocircuit, a sophisticated circuit-optimization tool
*[[Creating a Parameterized Cell in Cadence]] - Basic tutorial for creating custom parameterized cells in Cadence
*[[RFIC dynamic link setup]] - How to set up RFIC dynamic link (IDF) that provides an integration interface between ADS and the Cadence Analog Environment.


==Analog Simulation Techniques==
==Analog Simulation Techniques==
*[[LNA Performance Simulations]] - How to simulate a low-noise amplifier using SpectreRF
*[[Mixer Performance Simulations]] - How to simulate a mixer using SpectreRF
*[[VCO Performance Simulations]] - How to simulate a voltage controlled oscillator using SpectreRF
*[[VCO Performance Simulations]] - How to simulate a voltage controlled oscillator using SpectreRF
*[[Inductor Design using ADS Momentum]] - Integrated inductor design procedure using Cadence and ADS Momentum
*[[Integrated Inductor Design using ADS Momentum]] - Integrated inductor design procedure using Cadence and ADS 2011 Momentum
*[[Simulations using ADE (G)XL]] - How to perform schematic, corner, and postlayout simulation using ADE (G)XL (Last update 8/14/2012)
*[[Simulations using Cadence OCEAN Scripts]] - How to setup simulations and run them automatically (in Progress, last update 5/29/2013)


==Digital Tutorials==
==Cadence 6.1==
*[[Cadence SoC RTL Compiler]] - Synthesize verilog to schematic
During the summer of 2011 ISU migrated all student labs to Cadence 6.15. Tutorials pertaining to Cadence 6.18 are being created and will appear here.
*[[Cadence SoC Place and Route]] - Generate layout for synthesized netlist
 
*[[Cadence 6.1 Setup]] - updated on August 23, 2011
*[[Migration from Cadence 5.14 to Cadence 6.x]] - updated on August 25, 2011
*[[Setup for 130nm IBM PDK]] - updated on May 8, 2015
*[[Cadence Encounter Steps for EE465]] - updated on December 8, 2015
 
==Linux Remote Access==
You can find instructions for logging into campus Linux servers here: https://it.ece.iastate.edu/remote/


==Cadence 6.1==
==Lab Equipment==
During the summer of 2010 ISU will be migrating all student labs to Cadence 6.1. Tutorials pertaining to Cadence 6.1 are being created and will appear here during late Spring 2010 semester.
Lab equipment tutorial for EE330 including LabVIEW Signal Express and Parameter Analyzer.


==Misc==
*[http://www.ece.iastate.edu/~taoc/uploads/9/9/5/0/9950803/ee_330_signal_express.pdf LabVIEW Signal Express Tutorial]
*[http://www.ece.iastate.edu/~taoc/uploads/9/9/5/0/9950803/lab7_hp_4155a_guide.pdf Parameter Analyzer Tutorial]

Latest revision as of 22:29, 20 September 2019

Analog/Mixed-Signal Software Tutorials

Analog Simulation Techniques

Cadence 6.1

During the summer of 2011 ISU migrated all student labs to Cadence 6.15. Tutorials pertaining to Cadence 6.18 are being created and will appear here.

Linux Remote Access

You can find instructions for logging into campus Linux servers here: https://it.ece.iastate.edu/remote/

Lab Equipment

Lab equipment tutorial for EE330 including LabVIEW Signal Express and Parameter Analyzer.