All public logs
Jump to navigation
Jump to search
Combined display of all available logs of Cpre584. You can narrow down the view by selecting a log type, the username (case-sensitive), or the affected page (also case-sensitive).
- 23:27, 12 February 2013 Ogamal talk contribs uploaded a new version of File:Cyc05 week4 presentation.pdf
- 23:19, 12 February 2013 Ogamal talk contribs uploaded File:Cyc05 week4 presentation.pdf
- 23:18, 12 February 2013 Ogamal talk contribs uploaded a new version of File:Cyc05 week3 presentation.pdf
- 23:18, 12 February 2013 Ogamal talk contribs uploaded a new version of File:Cyc05 week3 presentation.pdf
- 00:14, 12 February 2013 Ogamal talk contribs uploaded File:Vhd2v isnt.txt (Simple script to read a VHDL module and generate code to instantiate it in Verilog NOTE: change script name to "vhd2v_inst.py" first then run as: "python vhd2v_inst.py <filename.vhd>")
- 22:05, 11 February 2013 Ogamal talk contribs uploaded a new version of File:Convey mc ports.txt
- 22:03, 11 February 2013 Ogamal talk contribs uploaded a new version of File:Convey mc ports.txt
- 21:58, 11 February 2013 Ogamal talk contribs uploaded File:Convey mc ports.txt (Rename the file back to "convey_mc_ports.py" and run it using the command "python convey_mc_ports.py". NOTE: doesn't run on python version before 2.6)
- 21:50, 11 February 2013 Ogamal talk contribs uploaded File:Convey mc ports vhdl.txt (Convey memory controller interface ports in vhdl)
- 00:05, 6 February 2013 Ogamal talk contribs uploaded File:Cyc05 Week 3.pdf
- 23:07, 22 January 2013 Ogamal talk contribs uploaded File:Cyc05 - Presentation 01.pdf (Week 1 presentation by Cyc05 Team)
- 01:54, 16 January 2013 Ogamal talk contribs uploaded File:Cy.jpg
