Main Page: Difference between revisions
Jump to navigation
Jump to search
| Line 47: | Line 47: | ||
* [http://esd.cs.ucr.edu/labs/tutorial/ VHDL Simple Code Examples] | * [http://esd.cs.ucr.edu/labs/tutorial/ VHDL Simple Code Examples] | ||
* [http://www.kxcad.net/electronic_Xilinx_guide/mergedProjects/xsim/html/xs_p_ml_instantiation.htm Using VHDL components in Verilog] | * [http://www.kxcad.net/electronic_Xilinx_guide/mergedProjects/xsim/html/xs_p_ml_instantiation.htm Using VHDL components in Verilog] | ||
===Readings for Memocode 2012=== | |||
*[[Brief_Bioinform-2010-Li-473-83.pdf|A survey on algorithms for sequencing]] | |||
*[[Gb-2009-10-3-r25.pdf|Burrows-Wheeler indexing]] | |||
Revision as of 17:58, 6 March 2012
Teams
Articles
- Assignments
- Connecting to convey-1.ece.iastate.edu
- Setting Up Environment Variables on Convey's HC-1
- Running the Vector Adder Example Application
- Example of Loop Unrolling using FPGA
- Create a Custom Bitfile
- Using a Custom Bitfile in C Code
- Speeding up Sobel Algorithm
- Using SPAT
- Using GPROF
- Adding VHDL Files to a Project
- The Verilog Hardware Interface for CAE
- A quick start on CUDA
Reference Manuals
- Convey PDK Reference Manual (.pdf) (updated to V5; November 2011)
- Convey Programmers Guide (.pdf) (updated to V1.8; November 2010)
- Convey Reference Manual (.pdf)
- Convey SPAT (Simulator Performance Analysis Tool) Guide
- Convey PDK (.pdf)
- Convey Overview (.pdf)
- Convey Overview (.pdf)
- CUDA_C_Programming_Guide (.pdf)
- CUDA_C_Best_Practices_Guide(.pdf)
The newest version of these documents are available at Convey's Support Site