The Verilog Hardware Interface for CAE

From Cpre584
Jump to: navigation, search

This article describes Convey's various hardware interfaces for use with a CAE (Custom Application Enginer). This should be useful when writing VHDL and developing your own bitfiles. When looking at the sample project, these interfaces can be found in the cae_pers.v file.

Hardward interfaces.png

Note: Each interface is between a component and your CAE. Inputs are signals sent to your CAE. Outputs are signals your CAE sends to the interface.

Dispatch Interface

Dispatch interface.png

Memory Controller Interface

There are 8 memory controllers (MC). Each memory controller has two ports (even and odd). Even ports have signal names with a suffix of _e. Odd ports have a suffix of _o.

Request Port

Mc interface2.png

Response Port

Mc interface.png


Management (CSR) Interface (Optional)

Simply connect the outputs and inputs together if you do not want to use any CSR agents.

Csr interface.png

References