From Cpre584
Jump to: navigation, search

Assignment 1

Review Convey System

  • Minimum
    • Review architecture documentation
    • Understand how Vector Adder example works
    • Implement Vector Adder example (SW, Modelsim, HW)
  • Extra 1: Own simple personality (min: simple mod to Adder)
  • Extra 2: Explore other features
    • e.g: using gdb (Gnu Debugger)
    • e.g: SPAT (Simulator Performance Analysis Tool)

Jone's E-mail

Once you log into the convey machine a few documents you will want to start looking through are bellow. Note, there is a lot of detail to learn about the Convey system. I would first suggest browsing through the document below to get a feel for the type of information they contain. I’ve try to highlight some of the sections that will be useful to you and you are getting up to speed with the example application.

  • /opt/convey/pdk/2010_08_09/doc/ConveyPDKReferenceManual.pdf
    • Convey PDK Reference Manual (.pdf)
    • This document gives information about how to go about developing your own HW/SW designs on the convey system.
    • Start with section 10.5 to quickly start playing with the system. Then use the rest of Section 10 to help you understand the example C code.
    • You will need to read through of other sections of this document to understand how the overall system works.
  • /opt/convey/doc/ConveyProgrammersGuide.pdf
    • Convey Programmers Guide (.pdf)
    • Sections 8.1 and 8.2 gives more details on how to run an application (in SW, Simulation, or Hardware)
    • Section 10.2, give more details on the assembly portions of the sample application from the PDK manual.
    • Chapter 1 and 2 give overview info
    • Chapter 12 talks about Environmental flags
    • Chapter 14 talks about the Personality naming conventions.

Assignment 2

  1. Learn about Sobel ALgorithm
  2. Develop or steal C code for Sobel Algorithm
  3. Profile the C code (use gprof, or look into other options)
  4. Design a potential HW architecture
  5. Create SW model of HW
  6. Use SPAT to profile SW model (Memory Bandwidth)
  7. Implement in VHDL
  8. Modelsim
  9. Test in HW (personality)
  10. Compare Performance