Using AXI Monitor: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
No edit summary |
||
| Line 6: | Line 6: | ||
* Chipscope AXI Monitor | * Chipscope AXI Monitor | ||
<br/>[[Image: | <br/>[[Image:Screenshot1.png]] | ||
Revision as of 05:32, 4 December 2014
These instructions are geared towards using the Chipscope with a Zynq 7000 chip in mind, but in general it can be applied to nearly any Xilinx FPGA. It's also assuming that development is done on one of the Linux servers, connecting to the Zedboard using the hw_server tool (as in the CprE488 labs)
There are two IP blocks which need to be added to the project. Here we're using XPS, but these could be added in a regular ISE project too.
- Chipscope Integrated Controller
- Chipscope AXI Monitor
