Main Page: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
|||
| Line 4: | Line 4: | ||
== Upcoming Deadlines == | == Upcoming Deadlines == | ||
{| class="wikitable" border="1" cellpadding="2" | |||
|- | |- | ||
| | ! Conference | ||
! Duration | |||
! Location | |||
! Abstract Deadline | |||
! Paper Deadline | |||
! Notification | |||
|- | |||
| Example | |||
| | |||
| | |||
| | |||
| | |||
| | |||
|- | |||
| | |||
| | |||
| | |||
| | |||
| | |||
| | |||
|} | |||
== GPGPU Sim == | == GPGPU Sim == | ||
Revision as of 16:14, 2 October 2014
Welcome to the Reconfigurable Computing wiki.
Upcoming Deadlines
| Conference | Duration | Location | Abstract Deadline | Paper Deadline | Notification |
|---|---|---|---|---|---|
| Example | |||||
GPGPU Sim
FPGA Design Flow
Xilinx Resources
- Spartan6 CLB Guide
- Spartan6-specific HDL primitives
- Spartan3-specific HDL primitives
- Xilinx Constraints Guide
Command-line Processing
- Digilent board config tool
- Presents a command line alternative to Adept
- Xilinx Command Line Tools Users Guide
- Any process you run in ISE can also be automated from the command line!
- FPGA_Edline
- Scripted editing can be performed through the command line version of FPGA Editor
FPGA Editor Tasks
Setup file for ISE 14 + Vivado
Convey HC-1/HC-2
FPGA Decapping
Decapped Pictures
- Decapping Pictures
- Wiki Page Containing Pictures of decapping process