https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/api.php?action=feedcontributions&feedformat=atom&user=Pdanner 2026-08-12T07:22:05Z User contributions MediaWiki 1.42.1 https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=Decapping_Pictures&diff=150 2014-03-31T17:34:25Z

<p>Pdanner: </p> <hr /> <div>==Trial Runs==<br /> Below are images for the several different trial runs that we performed on three different Cyclone III FPGAs. Each of these three chips had a pocket milled out on the top of varying depth. More information can be found in the [[Acid Etching Documentation|Acid Etching Documentation]].<br /> <br /> ===Trial 1: Cyclone III Mill Depth: 3/10 mm===<br /> *Trial 1 was performed on the test chip with a 3/10mm pocket milled out in a 10x10mm square on the top of the chip. This trial shows what happens when the RFNA (Red Fuming Nitric Acid) is left on the chip for far too long.<br /> <br /> [[Image:Figure0.jpg|200px|frameless|border]] [[Image:Figure1.jpg|200px|frameless|border]] [[Image:Figure2.jpg|200px|frameless|border]][[Image:Figure3.jpg|200px|frameless]] [[Image:Figure4.jpg|200px|frameless|border]] [[Image:Figure5.jpg|200px|frameless|border]]<br /> <br /> ===Trial 2: Cyclone III Mill Depth: 1/4 mm===<br /> *Trial 2 was performed on the test chip with a 1/4mm pocket milled out in a 10x10mm square on the top of the chip. This trial had significantly better results than Trial 1. The entire die can be seen (ie. not eaten away by RFNA), and there looks to be a minimal amount of damage to both the bond wires and the die itself. There was a residual amount of packaging left on the die.<br /> <br /> ====After 1 Minute of Die Exposed to RFNA====<br /> [[Image:trial2_1min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 2 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_2min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_1.25x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 3 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_3min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_2.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_3.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_4.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_5.jpg|200px|frameless|border]] [[Image:trial2_3min_4x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_2.jpg|200px|frameless|border]]<br /> <br /> ===Trial 3: Cyclone IV===<br /> *Trial 3 was performed on two separate Cyclone IV FPGAs. They were both milled with a smaller, 4x4mm pocket on the top, with the first chip having a pocket depth of 0.2mm, and the second chip having a pocket depth of 0.125mm.<br /> ====Cyclone IV: Mill depth: 1/5 mm====<br /> [[Image:Trial3 cycloneIV 1 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 2.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 4.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 6.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 8.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 10.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 11.jpg|200px|frameless|border]]<br /> <br /> ====Cyclone IV: Mill depth: 1/8 mm====<br /> [[Image:Trial3 cycloneIV 2 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 2.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 4.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 6.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 8.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 10.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 11.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 12.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 13.jpg|200px|frameless|border]]<br /> <br /> ===First Decapped Development Board===<br /> *The first board that we decapped was the De0-nano development board. This board is based around the EP4CE22F17C6N FPGA, which is a Cyclone IV device with 22k Configurable Logic Blocks (CLBs). We decapped only a small window on the top of the chip, as we did not want to cut the bond wires as was done in Trial 3. The pocket milled in the top was a 2x2x0.125mm pocket, centered on the chip. The pictures shown below show the middle of the die which is where the arrays of CLBs are housed. <br /> <br /> ====De0-Nano: Mill depth: 1/8 mm====<br /> [[Image:DE0_nano_1.jpeg|200px|frameless|border]] [[Image:DE0_nano_2.jpeg|200px|frameless|border]] [[Image:DE0_nano_3.jpeg|200px|frameless|border]]<br /> <br /> ===Trial 4: Xilinx Zynq FPGA===<br /> *The following pictures are the result of decapping three separate Xilinx Zynq FPGAs (XC7Z010). The milling depths ranged from 1/4 mm, to 1/8 mm, with a milling area of 10x10 mm.<br /> <br /> ====Xilinx Zynq: 1/8mm====<br /> [[Image:0.125mm_xilinx_1.jpeg|200px|frameless|border]] [[Image:0.125mm_xilinx_2.jpeg|200px|frameless|border]] [[Image:0.125mm_xilinx_3.jpeg|200px|frameless|border]] [[Image:0.125mm_xilinx_4.jpeg|200px|frameless|border]] [[Image:0.125mm_xilinx_5.jpeg|200px|frameless|border]] <br /> <br /> ====Xilinx Zynq: 1/5mm====<br /> [[Image:0.2mm_xilinx_1.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_2.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_3.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_4.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_5.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_6.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_7.jpeg|200px|frameless|border]] <br /> <br /> ====Xilinx Zynq: 1/4mm====<br /> [[Image:0.25mm_xilinx_1.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_2.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_3.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_4.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_5.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_6.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_7.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_8.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_9.jpeg|200px|frameless|border]]<br /> <br /> ===Second and Third De-capped development board===<br /> *The following pictures are from the de-capping of two separate development boards. It should be noted that BOTH boards were broken as a result of the decapping<br /> <br /> ====De0-Nano: 6x6x1/8mm====<br /> *The following pictures are a result of de-capping a De0-nano development board with milling surface area of 6x6mm. The milling area turned out to be roughly the size of the die, thus resulting in many bond wires being severed<br /> <br /> [[Image:De0_6x6_1.jpg|200px|frameless|border]] [[Image:De0_6x6_2.jpg|200px|frameless|border]] [[Image:De0_6x6_3.jpg|200px|frameless|border]] [[Image:De0_6x6_4.jpg|200px|frameless|border]]<br /> <br /> ====Zybo: 7x5x1/8mm====<br /> *The following pictures are a result of de-capping a Digilent Zybo development board with a milling surface area of 7x5mm. This milling area is the size of the die itself for the Xilinx Zynq SoC. We chose to mill the entire die because previous trials with the Zynq chip showed that the bonding and connecting of wires to the BGA pins is significantly different than for the Altera chips.<br /> <br /> [[Image:Zybo_7x5_1.jpg|200px|frameless|border]] [[Image:Zybo_7x5_2.jpg|200px|frameless|border]] [[Image:Zybo_7x5_3.jpg|200px|frameless|border]] [[Image:Zybo_7x5_4.jpg|200px|frameless|border]]</div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Zybo_7x5_4.jpg&diff=149 2014-03-31T17:27:34Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Zybo_7x5_3.jpg&diff=148 2014-03-31T17:27:25Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Zybo_7x5_2.jpg&diff=147 2014-03-31T17:27:17Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Zybo_7x5_1.jpg&diff=146 2014-03-31T17:27:08Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:De0_6x6_4.jpg&diff=145 2014-03-31T17:26:46Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:De0_6x6_3.jpg&diff=144 2014-03-31T17:26:36Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:De0_6x6_2.jpg&diff=143 2014-03-31T17:26:25Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:De0_6x6_1.jpg&diff=142 2014-03-31T17:26:14Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=Main_Page&diff=134 2014-03-10T18:03:24Z

<p>Pdanner: </p> <hr /> <div>Welcome to the Reconfigurable Computing wiki.<br /> <br /> == GPGPU Sim ==<br /> <br /> * [[How To: Checkout the Project and Make]]<br /> <br /> == FPGA Design Flow ==<br /> ===Xilinx Resources===<br /> *[http://www.xilinx.com/support/documentation/user_guides/ug384.pdf Spartan6 CLB Guide]<br /> *[http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/spartan6_hdl.pdf Spartan6-specific HDL primitives]<br /> *[http://www.xilinx.com/itp/xilinx10/books/docs/spartan3_hdl/spartan3_hdl.pdf Spartan3-specific HDL primitives]<br /> *[http://www.xilinx.com/itp/xilinx10/books/docs/cgd/cgd.pdf Xilinx Constraints Guide]<br /> ===Command-line Processing===<br /> *[http://www.digilentinc.com/Data/Products/adept2/digilent.adept.utilities_2.1.1-Windows.zip Digilent board config tool]<br /> **Presents a command line alternative to [http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,66,828&amp;Prod=ADEPT2 Adept]<br /> *[http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/devref.pdf Xilinx Command Line Tools Users Guide]<br /> **Any process you run in ISE can also be automated from the command line!<br /> * [[FPGA_Edline|FPGA_Edline]]<br /> **Scripted editing can be performed through the command line version of FPGA Editor<br /> <br /> ===FPGA Editor Tasks===<br /> * [[Creating_Hard_Macros|Creating Hard Macros]]<br /> <br /> ===Setup file for ISE 14 + Vivado===<br /> <br /> * [[Setup.sh script]]<br /> <br /> ==Convey HC-1/HC-2==<br /> *[http://wikis.ece.iastate.edu/cpre584 Convey Tutorials on CprE 584 Course Wikipedia]<br /> <br /> ==FPGA Decapping==<br /> ===Decapped Pictures===<br /> *[[Decapping Pictures|Decapping Pictures]]<br /> ** Wiki Page Containing Pictures of decapping process<br /> ===Decapping Process===<br /> *[[Acid Etching Documentation|Acid Etching Documentation]]</div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=Main_Page&diff=133 2014-03-10T18:02:15Z

<p>Pdanner: </p> <hr /> <div>Welcome to the Reconfigurable Computing wiki.<br /> <br /> == GPGPU Sim ==<br /> <br /> * [[How To: Checkout the Project and Make]]<br /> <br /> == FPGA Design Flow ==<br /> ===Xilinx Resources===<br /> *[http://www.xilinx.com/support/documentation/user_guides/ug384.pdf Spartan6 CLB Guide]<br /> *[http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/spartan6_hdl.pdf Spartan6-specific HDL primitives]<br /> *[http://www.xilinx.com/itp/xilinx10/books/docs/spartan3_hdl/spartan3_hdl.pdf Spartan3-specific HDL primitives]<br /> *[http://www.xilinx.com/itp/xilinx10/books/docs/cgd/cgd.pdf Xilinx Constraints Guide]<br /> ===Command-line Processing===<br /> *[http://www.digilentinc.com/Data/Products/adept2/digilent.adept.utilities_2.1.1-Windows.zip Digilent board config tool]<br /> **Presents a command line alternative to [http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,66,828&amp;Prod=ADEPT2 Adept]<br /> *[http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/devref.pdf Xilinx Command Line Tools Users Guide]<br /> **Any process you run in ISE can also be automated from the command line!<br /> * [[FPGA_Edline|FPGA_Edline]]<br /> **Scripted editing can be performed through the command line version of FPGA Editor<br /> <br /> ===FPGA Editor Tasks===<br /> * [[Creating_Hard_Macros|Creating Hard Macros]]<br /> <br /> ===Setup file for ISE 14 + Vivado===<br /> <br /> * [[Setup.sh script]]<br /> <br /> ==Convey HC-1/HC-2==<br /> *[http://wikis.ece.iastate.edu/cpre584 Convey Tutorials on CprE 584 Course Wikipedia]<br /> <br /> ==FPGA Decapping==<br /> ===Decapped Pictures===<br /> *[[Decapping Pictures|Decapping Pictures]]<br /> ** Wiki Page Containing Pictures of decapping process<br /> ===Decapping Process===<br /> *[[Acid Etching Documentation|Acid Etching Documentation]]<br /> ===IR Images===<br /> *[[IR Images|IR Images]]</div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=Decapping_Pictures&diff=132 2014-03-06T01:03:52Z

<p>Pdanner: </p> <hr /> <div>==Trial Runs==<br /> Below are images for the several different trial runs that we performed on three different Cyclone III FPGAs. Each of these three chips had a pocket milled out on the top of varying depth. More information can be found in the [[Acid Etching Documentation|Acid Etching Documentation]].<br /> <br /> ===Trial 1: Cyclone III Mill Depth: 3/10 mm===<br /> *Trial 1 was performed on the test chip with a 3/10mm pocket milled out in a 10x10mm square on the top of the chip. This trial shows what happens when the RFNA (Red Fuming Nitric Acid) is left on the chip for far too long.<br /> <br /> [[Image:Figure0.jpg|200px|frameless|border]] [[Image:Figure1.jpg|200px|frameless|border]] [[Image:Figure2.jpg|200px|frameless|border]][[Image:Figure3.jpg|200px|frameless]] [[Image:Figure4.jpg|200px|frameless|border]] [[Image:Figure5.jpg|200px|frameless|border]]<br /> <br /> ===Trial 2: Cyclone III Mill Depth: 1/4 mm===<br /> *Trial 2 was performed on the test chip with a 1/4mm pocket milled out in a 10x10mm square on the top of the chip. This trial had significantly better results than Trial 1. The entire die can be seen (ie. not eaten away by RFNA), and there looks to be a minimal amount of damage to both the bond wires and the die itself. There was a residual amount of packaging left on the die.<br /> <br /> ====After 1 Minute of Die Exposed to RFNA====<br /> [[Image:trial2_1min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 2 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_2min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_1.25x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 3 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_3min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_2.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_3.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_4.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_5.jpg|200px|frameless|border]] [[Image:trial2_3min_4x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_2.jpg|200px|frameless|border]]<br /> <br /> ===Trial 3: Cyclone IV===<br /> *Trial 3 was performed on two separate Cyclone IV FPGAs. They were both milled with a smaller, 4x4mm pocket on the top, with the first chip having a pocket depth of 0.2mm, and the second chip having a pocket depth of 0.125mm.<br /> ====Cyclone IV: Mill depth: 1/5 mm====<br /> [[Image:Trial3 cycloneIV 1 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 2.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 4.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 6.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 8.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 10.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 11.jpg|200px|frameless|border]]<br /> <br /> ====Cyclone IV: Mill depth: 1/8 mm====<br /> [[Image:Trial3 cycloneIV 2 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 2.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 4.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 6.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 8.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 10.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 11.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 12.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 13.jpg|200px|frameless|border]]<br /> <br /> ===First Decapped Development Board===<br /> *The first board that we decapped was the De0-nano development board. This board is based around the EP4CE22F17C6N FPGA, which is a Cyclone IV device with 22k Configurable Logic Blocks (CLBs). We decapped only a small window on the top of the chip, as we did not want to cut the bond wires as was done in Trial 3. The pocket milled in the top was a 2x2x0.125mm pocket, centered on the chip. The pictures shown below show the middle of the die which is where the arrays of CLBs are housed. <br /> <br /> ====De0-Nano: Mill depth: 1/8 mm====<br /> [[Image:DE0_nano_1.jpeg|200px|frameless|border]] [[Image:DE0_nano_2.jpeg|200px|frameless|border]] [[Image:DE0_nano_3.jpeg|200px|frameless|border]]<br /> <br /> ===Trial 4: Xilinx Zynq FPGA===<br /> *The following pictures are the result of decapping three separate Xilinx Zynq FPGAs (XC7Z010). The milling depths ranged from 1/4 mm, to 1/8 mm, with a milling area of 10x10 mm.<br /> <br /> ====Xilinx Zynq: 1/8mm====<br /> [[Image:0.125mm_xilinx_1.jpeg|200px|frameless|border]] [[Image:0.125mm_xilinx_2.jpeg|200px|frameless|border]] [[Image:0.125mm_xilinx_3.jpeg|200px|frameless|border]] [[Image:0.125mm_xilinx_4.jpeg|200px|frameless|border]] [[Image:0.125mm_xilinx_5.jpeg|200px|frameless|border]] <br /> <br /> ====Xilinx Zynq: 1/5mm====<br /> [[Image:0.2mm_xilinx_1.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_2.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_3.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_4.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_5.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_6.jpeg|200px|frameless|border]] [[Image:0.20mm_xilinx_7.jpeg|200px|frameless|border]] <br /> <br /> ====Xilinx Zynq: 1/4mm====<br /> [[Image:0.25mm_xilinx_1.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_2.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_3.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_4.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_5.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_6.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_7.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_8.jpeg|200px|frameless|border]] [[Image:0.25mm_xilinx_9.jpeg|200px|frameless|border]]</div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.125mm_xilinx_5.jpeg&diff=131 2014-03-06T00:58:37Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.125mm_xilinx_4.jpeg&diff=130 2014-03-06T00:58:13Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.125mm_xilinx_3.jpeg&diff=129 2014-03-06T00:57:51Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.125mm_xilinx_2.jpeg&diff=128 2014-03-06T00:57:28Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.125mm_xilinx_1.jpeg&diff=127 2014-03-06T00:57:07Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.20mm_xilinx_7.jpeg&diff=126 2014-03-06T00:56:37Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.20mm_xilinx_6.jpeg&diff=125 2014-03-06T00:56:17Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.20mm_xilinx_5.jpeg&diff=124 2014-03-06T00:55:52Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.20mm_xilinx_4.jpeg&diff=123 2014-03-06T00:54:58Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.20mm_xilinx_3.jpeg&diff=122 2014-03-06T00:54:41Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.20mm_xilinx_2.jpeg&diff=121 2014-03-06T00:54:20Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.2mm_xilinx_1.jpeg&diff=120 2014-03-06T00:53:55Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.25mm_xilinx_9.jpeg&diff=119 2014-03-06T00:53:16Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.25mm_xilinx_8.jpeg&diff=118 2014-03-06T00:52:51Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.25mm_xilinx_7.jpeg&diff=117 2014-03-06T00:52:34Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.25mm_xilinx_6.jpeg&diff=116 2014-03-06T00:52:11Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.25mm_xilinx_5.jpeg&diff=115 2014-03-06T00:51:54Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.25mm_xilinx_4.jpeg&diff=114 2014-03-06T00:51:27Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.25mm_xilinx_3.jpeg&diff=113 2014-03-06T00:51:06Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.25mm_xilinx_2.jpeg&diff=112 2014-03-06T00:50:42Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:0.25mm_xilinx_1.jpeg&diff=111 2014-03-06T00:50:25Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=Decapping_Pictures&diff=110 2014-03-05T21:42:02Z

<p>Pdanner: </p> <hr /> <div>==Trial Runs==<br /> Below are images for the several different trial runs that we performed on three different Cyclone III FPGAs. Each of these three chips had a pocket milled out on the top of varying depth. More information can be found in the [[Acid Etching Documentation|Acid Etching Documentation]].<br /> <br /> ===Trial 1: Cyclone III Mill Depth: 3/10 mm===<br /> *Trial 1 was performed on the test chip with a 3/10mm pocket milled out in a 10x10mm square on the top of the chip. This trial shows what happens when the RFNA (Red Fuming Nitric Acid) is left on the chip for far too long.<br /> <br /> [[Image:Figure0.jpg|200px|frameless|border]] [[Image:Figure1.jpg|200px|frameless|border]] [[Image:Figure2.jpg|200px|frameless|border]][[Image:Figure3.jpg|200px|frameless]] [[Image:Figure4.jpg|200px|frameless|border]] [[Image:Figure5.jpg|200px|frameless|border]]<br /> <br /> ===Trial 2: Cyclone III Mill Depth: 1/4 mm===<br /> *Trial 2 was performed on the test chip with a 1/4mm pocket milled out in a 10x10mm square on the top of the chip. This trial had significantly better results than Trial 1. The entire die can be seen (ie. not eaten away by RFNA), and there looks to be a minimal amount of damage to both the bond wires and the die itself. There was a residual amount of packaging left on the die.<br /> <br /> ====After 1 Minute of Die Exposed to RFNA====<br /> [[Image:trial2_1min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 2 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_2min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_1.25x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 3 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_3min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_2.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_3.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_4.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_5.jpg|200px|frameless|border]] [[Image:trial2_3min_4x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_2.jpg|200px|frameless|border]]<br /> <br /> ===Trial 3: Cyclone IV===<br /> *Trial 3 was performed on two separate Cyclone IV FPGAs. They were both milled with a smaller, 4x4mm pocket on the top, with the first chip having a pocket depth of 0.2mm, and the second chip having a pocket depth of 0.125mm.<br /> ====Cyclone IV: Mill depth: 1/5 mm====<br /> [[Image:Trial3 cycloneIV 1 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 2.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 4.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 6.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 8.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 10.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 11.jpg|200px|frameless|border]]<br /> <br /> ====Cyclone IV: Mill depth: 1/8 mm====<br /> [[Image:Trial3 cycloneIV 2 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 2.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 4.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 6.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 8.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 10.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 11.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 12.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 13.jpg|200px|frameless|border]]<br /> <br /> ===First Decapped Development Board===<br /> *The first board that we decapped was the De0-nano development board. This board is based around the EP4CE22F17C6N FPGA, which is a Cyclone IV device with 22k Configurable Logic Blocks (CLBs). We decapped only a small window on the top of the chip, as we did not want to cut the bond wires as was done in Trial 3. The pocket milled in the top was a 2x2x0.125mm pocket, centered on the chip. The pictures shown below show the middle of the die which is where the arrays of CLBs are housed. <br /> <br /> ====De0-Nano: Mill depth: 1/8 mm====<br /> [[Image:DE0_nano_1.jpeg|200px|frameless|border]] [[Image:DE0_nano_2.jpeg|200px|frameless|border]] [[Image:DE0_nano_3.jpeg|200px|frameless|border]]<br /> <br /> ===Trial 4: Xilinx Zynq FPGA===<br /> *The following pictures are the result of decapping three separate Xilinx Zynq FPGAs (XC7Z010). The milling depths ranged from 1/4 mm, to 1/8 mm, with a milling area of 10x10 mm.<br /> <br /> ====Xilinx Zynq: 1/8mm====<br /> <br /> ====Xilinx Zynq: 1/5mm====<br /> <br /> ====Xilinx Zynq: 1/4mm====</div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=Decapping_Pictures&diff=109 2014-02-26T02:04:43Z

<p>Pdanner: </p> <hr /> <div>==Trial Runs==<br /> Below are images for the several different trial runs that we performed on three different Cyclone III FPGAs. Each of these three chips had a pocket milled out on the top of varying depth. More information can be found in the [[Acid Etching Documentation|Acid Etching Documentation]].<br /> <br /> ===Trial 1: Cyclone III Mill Depth: 3/10 mm===<br /> *Trial 1 was performed on the test chip with a 3/10mm pocket milled out in a 10x10mm square on the top of the chip. This trial shows what happens when the RFNA (Red Fuming Nitric Acid) is left on the chip for far too long.<br /> <br /> [[Image:Figure0.jpg|200px|frameless|border]] [[Image:Figure1.jpg|200px|frameless|border]] [[Image:Figure2.jpg|200px|frameless|border]][[Image:Figure3.jpg|200px|frameless]] [[Image:Figure4.jpg|200px|frameless|border]] [[Image:Figure5.jpg|200px|frameless|border]]<br /> <br /> ===Trial 2: Cyclone III Mill Depth: 1/4 mm===<br /> *Trial 2 was performed on the test chip with a 1/4mm pocket milled out in a 10x10mm square on the top of the chip. This trial had significantly better results than Trial 1. The entire die can be seen (ie. not eaten away by RFNA), and there looks to be a minimal amount of damage to both the bond wires and the die itself. There was a residual amount of packaging left on the die.<br /> <br /> ====After 1 Minute of Die Exposed to RFNA====<br /> [[Image:trial2_1min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 2 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_2min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_1.25x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 3 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_3min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_2.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_3.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_4.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_5.jpg|200px|frameless|border]] [[Image:trial2_3min_4x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_2.jpg|200px|frameless|border]]<br /> <br /> ===Trial 3: Cyclone IV===<br /> *Trial 3 was performed on two separate Cyclone IV FPGAs. They were both milled with a smaller, 4x4mm pocket on the top, with the first chip having a pocket depth of 0.2mm, and the second chip having a pocket depth of 0.125mm.<br /> ====Cyclone IV: Mill depth: 1/5 mm====<br /> [[Image:Trial3 cycloneIV 1 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 2.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 4.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 6.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 8.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 10.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 11.jpg|200px|frameless|border]]<br /> <br /> ====Cyclone IV: Mill depth: 1/8 mm====<br /> [[Image:Trial3 cycloneIV 2 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 2.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 4.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 6.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 8.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 10.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 11.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 12.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 13.jpg|200px|frameless|border]]<br /> <br /> ===First Decapped Development Board===<br /> *The first board that we decapped was the De0-nano development board. This board is based around the EP4CE22F17C6N FPGA, which is a Cyclone IV device with 22k Configurable Logic Blocks (CLBs). We decapped only a small window on the top of the chip, as we did not want to cut the bond wires as was done in Trial 3. The pocket milled in the top was a 2x2x0.125mm pocket, centered on the chip. The pictures shown below show the middle of the die which is where the arrays of CLBs are housed. <br /> <br /> ====De0-Nano: Mill depth: 1/8 mm====<br /> [[Image:DE0_nano_1.jpeg|200px|frameless|border]] [[Image:DE0_nano_2.jpeg|200px|frameless|border]] [[Image:DE0_nano_3.jpeg|200px|frameless|border]]</div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:DE0_nano_3.jpeg&diff=108 2014-02-26T01:58:20Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:DE0_nano_2.jpeg&diff=107 2014-02-26T01:58:07Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:DE0_nano_1.jpeg&diff=106 2014-02-26T01:57:51Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=Decapping_Pictures&diff=105 2014-02-05T22:02:36Z

<p>Pdanner: </p> <hr /> <div>==Trial Runs==<br /> Below are images for the several different trial runs that we performed on three different Cyclone III FPGAs. Each of these three chips had a pocket milled out on the top of varying depth. More information can be found in the [[Acid Etching Documentation|Acid Etching Documentation]].<br /> <br /> ===Trial 1: Cyclone III Mill Depth: 3/10 mm===<br /> *Trial 1 was performed on the test chip with a 3/10mm pocket milled out in a 10x10mm square on the top of the chip. This trial shows what happens when the RFNA (Red Fuming Nitric Acid) is left on the chip for far too long.<br /> <br /> [[Image:Figure0.jpg|200px|frameless|border]] [[Image:Figure1.jpg|200px|frameless|border]] [[Image:Figure2.jpg|200px|frameless|border]][[Image:Figure3.jpg|200px|frameless]] [[Image:Figure4.jpg|200px|frameless|border]] [[Image:Figure5.jpg|200px|frameless|border]]<br /> <br /> ===Trial 2: Cyclone III Mill Depth: 1/4 mm===<br /> *Trial 2 was performed on the test chip with a 1/4mm pocket milled out in a 10x10mm square on the top of the chip. This trial had significantly better results than Trial 1. The entire die can be seen (ie. not eaten away by RFNA), and there looks to be a minimal amount of damage to both the bond wires and the die itself. There was a residual amount of packaging left on the die.<br /> <br /> ====After 1 Minute of Die Exposed to RFNA====<br /> [[Image:trial2_1min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 2 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_2min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_1.25x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 3 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_3min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_2.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_3.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_4.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_5.jpg|200px|frameless|border]] [[Image:trial2_3min_4x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_2.jpg|200px|frameless|border]]<br /> <br /> ===Trial 3: Cyclone IV===<br /> *Trial 3 was performed on two separate Cyclone IV FPGAs. They were both milled with a smaller, 4x4mm pocket on the top, with the first chip having a pocket depth of 0.2mm, and the second chip having a pocket depth of 0.125mm.<br /> ====Cyclone IV: Mill depth: 1/5 mm====<br /> [[Image:Trial3 cycloneIV 1 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 2.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 4.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 6.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 8.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 10.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 11.jpg|200px|frameless|border]]<br /> <br /> ====Cyclone IV: Mill depth: 1/8 mm====<br /> [[Image:Trial3 cycloneIV 2 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 2.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 4.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 6.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 8.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 10.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 11.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 12.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 13.jpg|200px|frameless|border]]</div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Trial3_cycloneIV_2_11.jpg&diff=104 2014-02-05T22:00:52Z

<p>Pdanner: uploaded a new version of &quot;Image:Trial3 cycloneIV 2 11.jpg&quot;</p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=Decapping_Pictures&diff=103 2014-02-05T22:00:38Z

<p>Pdanner: </p> <hr /> <div>==Trial Runs==<br /> Below are images for the several different trial runs that we performed on three different Cyclone III FPGAs. Each of these three chips had a pocket milled out on the top of varying depth. More information can be found in the [[Acid Etching Documentation|Acid Etching Documentation]].<br /> <br /> ===Trial 1===<br /> *Trial 1 was performed on the test chip with a 3/10mm pocket milled out in a 10x10mm square on the top of the chip. This trial shows what happens when the RFNA (Red Fuming Nitric Acid) is left on the chip for far too long.<br /> <br /> [[Image:Figure0.jpg|200px|frameless|border]] [[Image:Figure1.jpg|200px|frameless|border]] [[Image:Figure2.jpg|200px|frameless|border]][[Image:Figure3.jpg|200px|frameless]] [[Image:Figure4.jpg|200px|frameless|border]] [[Image:Figure5.jpg|200px|frameless|border]]<br /> <br /> ===Trial 2===<br /> *Trial 2 was performed on the test chip with a 1/4mm pocket milled out in a 10x10mm square on the top of the chip. This trial had significantly better results than Trial 1. The entire die can be seen (ie. not eaten away by RFNA), and there looks to be a minimal amount of damage to both the bond wires and the die itself. There was a residual amount of packaging left on the die.<br /> <br /> ====After 1 Minute of Die Exposed to RFNA====<br /> [[Image:trial2_1min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 2 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_2min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_1.25x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 3 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_3min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_2.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_3.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_4.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_5.jpg|200px|frameless|border]] [[Image:trial2_3min_4x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_2.jpg|200px|frameless|border]]<br /> <br /> ===Trial 3===<br /> *Trial 3 was performed on two separate Cyclone IV FPGAs. They were both milled with a smaller, 4x4mm pocket on the top, with the first chip having a pocket depth of 0.2mm, and the second chip having a pocket depth of 0.125mm.<br /> ====Cyclone IV: Mill depth: 1/5 mm====<br /> [[Image:Trial3 cycloneIV 1 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 2.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 4.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 6.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 8.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 10.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 11.jpg|200px|frameless|border]]<br /> <br /> ====Cyclone IV: Mill depth: 1/8 mm====<br /> [[Image:Trial3 cycloneIV 2 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 2.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 4.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 6.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 8.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 10.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 11.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 12.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 13.jpg|200px|frameless|border]]</div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Trial3_cycloneIV_2_11.jpg&diff=102 2014-02-05T22:00:01Z

<p>Pdanner: uploaded a new version of &quot;Image:Trial3 cycloneIV 2 11.jpg&quot;</p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=Decapping_Pictures&diff=101 2014-02-05T21:55:35Z

<p>Pdanner: </p> <hr /> <div>==Trial Runs==<br /> Below are images for the several different trial runs that we performed on three different Cyclone III FPGAs. Each of these three chips had a pocket milled out on the top of varying depth. More information can be found in the [[Acid Etching Documentation|Acid Etching Documentation]].<br /> <br /> ===Trial 1===<br /> *Trial 1 was performed on the test chip with a 3/10mm pocket milled out in a 10x10mm square on the top of the chip. This trial shows what happens when the RFNA (Red Fuming Nitric Acid) is left on the chip for far too long.<br /> <br /> [[Image:Figure0.jpg|200px|frameless|border]] [[Image:Figure1.jpg|200px|frameless|border]] [[Image:Figure2.jpg|200px|frameless|border]][[Image:Figure3.jpg|200px|frameless]] [[Image:Figure4.jpg|200px|frameless|border]] [[Image:Figure5.jpg|200px|frameless|border]]<br /> <br /> ===Trial 2===<br /> *Trial 2 was performed on the test chip with a 1/4mm pocket milled out in a 10x10mm square on the top of the chip. This trial had significantly better results than Trial 1. The entire die can be seen (ie. not eaten away by RFNA), and there looks to be a minimal amount of damage to both the bond wires and the die itself. There was a residual amount of packaging left on the die.<br /> <br /> ====After 1 Minute of Die Exposed to RFNA====<br /> [[Image:trial2_1min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_1min_2.5x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 2 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_2min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_1.25x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_1.jpg|200px|frameless|border]] [[Image:trial2_2min_16x_2.jpg|200px|frameless|border]]<br /> <br /> ====After 3 Minutes of Die Exposed to RFNA====<br /> [[Image:trial2_3min_.78x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_2.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_3.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_4.jpg|200px|frameless|border]] [[Image:trial2_3min_2.5x_5.jpg|200px|frameless|border]] [[Image:trial2_3min_4x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_1.jpg|200px|frameless|border]] [[Image:trial2_3min_10x_2.jpg|200px|frameless|border]]<br /> <br /> ===Trial 3===<br /> *Trial 3 was performed on two separate Cyclone IV FPGAs. They were both milled with a smaller, 4x4mm pocket on the top, with the first chip having a pocket depth of 0.2mm, and the second chip having a pocket depth of 0.125mm.<br /> ====Cyclone IV: Mill depth: 1/5 mm====<br /> [[Image:Trial3 cycloneIV 1 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 2.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 4.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 6.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 8.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 1 10.jpg|200px|frameless|border]]<br /> [[Image:Trial3 cycloneIV 1 11.jpg|200px|frameless|border]]<br /> <br /> ====Cyclone IV: Mill depth: 1/8 mm====<br /> [[Image:Trial3 cycloneIV 2 1.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 2.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 3.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 4.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 5.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 6.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 7.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 8.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 9.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 10.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 11.jpg|200px|frameless|border]] [[Image:Trial3 cycloneIV 2 11.jpg|200px|frameless|border]] <br /> [[Image:Trial3 cycloneIV 2 13.jpg|200px|frameless|border]]</div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Trial3_cycloneIV_2_13.jpg&diff=100 2014-02-05T21:49:26Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Trial3_cycloneIV_2_12.jpg&diff=99 2014-02-05T21:49:14Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Trial3_cycloneIV_2_11.jpg&diff=98 2014-02-05T21:49:03Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Trial3_cycloneIV_2_10.jpg&diff=97 2014-02-05T21:48:49Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Trial3_cycloneIV_2_9.jpg&diff=96 2014-02-05T21:48:34Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Trial3_cycloneIV_2_8.jpg&diff=95 2014-02-05T21:48:13Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner https://wikis.ece.iastate.edu/reconfigurable-computing-wiki/index.php?title=File:Trial3_cycloneIV_2_7.jpg&diff=94 2014-02-05T21:47:54Z

<p>Pdanner: </p> <hr /> <div></div>

Pdanner