All public logs
Jump to navigation
Jump to search
Combined display of all available logs of Cpre584. You can narrow down the view by selecting a log type, the username (case-sensitive), or the affected page (also case-sensitive).
- 00:14, 12 February 2013 Ogamal talk contribs uploaded File:Vhd2v isnt.txt (Simple script to read a VHDL module and generate code to instantiate it in Verilog NOTE: change script name to "vhd2v_inst.py" first then run as: "python vhd2v_inst.py <filename.vhd>")