Using System Verilog files in your Project

From Cpre584
Revision as of 05:04, 20 September 2012 by Cnel711 (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

System Verilog constructs are supported with ModelSim 6.1+ (we use ModelSim 10.1c currently).

You'll need to add a few flags to the compilers to support System Verilog. Open the main project make file (Makefile.include) and add:

 VERILOG_COMPILE_OPTIONS += -mfcu -sv

Unfortunately, XST (Xilinx Synthesis Tool for creating bitfiles) won't support System Verilog until a (ever increasing) newer version. 3rd party ($$$) tools are required.