Team Challenger: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
|||
Line 42: | Line 42: | ||
:* week 4 | :* week 4 | ||
::* system Verilog tutorial[http://www.asic-world.com/systemverilog/tutorial.html] | ::* system Verilog tutorial[http://www.asic-world.com/systemverilog/tutorial.html] | ||
:* week 5 | |||
::* most commonly used CUDA wiki website[https://developer.nvidia.com/category/zone/cuda-zone] | |||
::* Nvidia GPU versions and corresponding compute capability[http://en.wikipedia.org/wiki/CUDA#Version_features_and_specifications] |
Revision as of 16:19, 19 February 2013
Team Members
- Xinying Wang
- Qilin Li
- Zhong Hu
Wiki Contributions
- Xinying Wang
- week 1
- Convey vector personalities offer OpenMP-like programming approach with FPGA accelerating. [1]
- Weekly presentation slides Media:week1slides.pptx
- week 2
- A Sparse Matrix Personality for the Convey HC-1 [2]
- week 3
- Translate verilog version adder file to vhdl code.
- Discuss the implementation of QR application on convey system
- Cordic Algorithm Implementations on FPGA [3]
- week 4
- Convey computing with bioinformatics applications [4]
- Qilin Li
- week 1
- week 2
- week 3
- week 4
- Zhong Hu
-
- make-up for week 2
- make-up for week 3
- week 4
- system Verilog tutorial[14]
- week 5