Team Blitz: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
|||
Line 22: | Line 22: | ||
[[Media:Convey_HC-2_Architectual_Overview.pdf | Convey HC-2 Architectural Overview]] | [[Media:Convey_HC-2_Architectual_Overview.pdf | Convey HC-2 Architectural Overview]] | ||
Week 2 | Week 2 | ||
[[Media: | [[Media:block_diag_vadd.jpg | Vector adder basic block diagram]] | ||
[http://numato.com/learning-fpga-and-verilog-a-beginners-guide-part-2-modules | Verilog tutorial for beginners] | [http://numato.com/learning-fpga-and-verilog-a-beginners-guide-part-2-modules | Verilog tutorial for beginners] |
Revision as of 17:11, 5 February 2013
Team Members
- Parth Malkan
- Rashmi Girmal
- Shashank Reddy
- Joy Shukla
- Utkarsh Gupta
Wiki Contributions
- Parth
- Week 1
- Week 2
- Shashank
| Useful video on HC-2 introduction
- Joy and Rashmi
CUDA Basics Convey HC-2 Architectural Overview
Week 2
Vector adder basic block diagram | Verilog tutorial for beginners