Frequently Asked Questions: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
|||
| Line 8: | Line 8: | ||
== Emulator Related == | == Emulator Related == | ||
=== How to read AEG registers in the emulator === | === How to read AEG registers in the emulator? === | ||
You can use the following function: | You can use the following function: | ||
<code> | <code> | ||
| Line 14: | Line 14: | ||
</code> | </code> | ||
=== How to read from the memory in the emulator === | === How to read from the memory in the emulator? === | ||
You can use the following function: | You can use the following function: | ||
<code> | <code> | ||
bool AeMemLoad(int aeId, int mcId, unint64 addr, int size, bool bSigned, uint64 &data); | bool AeMemLoad(int aeId, int mcId, unint64 addr, int size, bool bSigned, uint64 &data); | ||
</code> | </code> | ||
Revision as of 20:33, 3 February 2013
General FAQ
How to add new verilog files or directories to a PDK project?
By default, the PDK looks like the project/verilog directory and compiles all .v files found there. To add other Verilog directories, use this makefile variable:
USER_VERILOG_DIRS += ../../verilog
Emulator Related
How to read AEG registers in the emulator?
You can use the following function:
uint64 AegRead(int aeId, int aegIdx);
How to read from the memory in the emulator?
You can use the following function:
bool AeMemLoad(int aeId, int mcId, unint64 addr, int size, bool bSigned, uint64 &data);