Frequently Asked Questions: Difference between revisions
Jump to navigation
Jump to search
New page: == How to add new verilog files or directories to a PDK project? == By default, the PDK looks like the project/verilog directory and compiles all .v files found there. To add other Veril... |
No edit summary |
||
| Line 1: | Line 1: | ||
== How to add new verilog files or directories to a PDK project? == | === How to add new verilog files or directories to a PDK project? === | ||
By default, the PDK looks like the project/verilog directory and compiles all .v files found there. To add other Verilog directories, use this makefile variable: | By default, the PDK looks like the project/verilog directory and compiles all .v files found there. To add other Verilog directories, use this makefile variable: | ||
<br /><nowiki>USER_VERILOG_DIRS += ../../verilog</nowiki> | <br /><nowiki>USER_VERILOG_DIRS += ../../verilog</nowiki> | ||
Revision as of 20:58, 29 January 2013
How to add new verilog files or directories to a PDK project?
By default, the PDK looks like the project/verilog directory and compiles all .v files found there. To add other Verilog directories, use this makefile variable:
USER_VERILOG_DIRS += ../../verilog