The Verilog Hardware Interface for CAE: Difference between revisions
Jump to navigation
Jump to search
New page: This article describes Convey's various hardware interfaces for use with a CAE (Custom Application Enginer). This should be useful when writing VHDL and developing your own bitfiles. == ... |
No edit summary |
||
| Line 1: | Line 1: | ||
This article describes Convey's various hardware interfaces for use with a CAE (Custom Application Enginer). This should be useful when writing VHDL and developing your own bitfiles. | This article describes Convey's various hardware interfaces for use with a CAE (Custom Application Enginer). This should be useful when writing VHDL and developing your own bitfiles. When looking at the sample project, these interfaces can be found in the cae.v file. | ||
[[Image:Hardward_interfaces.png]] | |||
== Dispatch Interface == | |||
[[Image:Dispatch_interface.png]] | |||
== Memory Controller Interface == | |||
There are 8 memory controllers (MC). Each memory controller has two ports (even and odd). Even ports have signal names with a suffix of '''_e'''. Odd ports have a suffix of '''_o'''. | |||
=== Request Port === | |||
[[Image:Mc_interface2.png]] | |||
=== Response Port === | |||
[[Image:Mc_interface.png]] | |||
== CSR Interface (Optional) == | |||
Simply connect the outputs and inputs together if you do not want to use any CSR agents. | |||
[[Image:Csr_interface.png]] | |||
== References == | == References == | ||
* [[Media:ConveyPDKReferenceManual.pdf | Convey PDK Reference Manual (.pdf)]] - Sections 9.3.2 - 9.3.? | * [[Media:ConveyPDKReferenceManual.pdf | Convey PDK Reference Manual (.pdf)]] - Sections 9.3.2 - 9.3.? | ||
Revision as of 20:52, 25 February 2012
This article describes Convey's various hardware interfaces for use with a CAE (Custom Application Enginer). This should be useful when writing VHDL and developing your own bitfiles. When looking at the sample project, these interfaces can be found in the cae.v file.
Dispatch Interface
Memory Controller Interface
There are 8 memory controllers (MC). Each memory controller has two ports (even and odd). Even ports have signal names with a suffix of _e. Odd ports have a suffix of _o.
Request Port
Response Port
CSR Interface (Optional)
Simply connect the outputs and inputs together if you do not want to use any CSR agents.
References
- Convey PDK Reference Manual (.pdf) - Sections 9.3.2 - 9.3.?