Using System Verilog files in your Project: Difference between revisions
Jump to navigation
Jump to search
New page: System Verilog constructs are supported with ModelSim 6.1+ (we use ModelSim 10.1c currently). XST (simulator) does not support System Verilog. You'll need to add a few flags to the compi... |
No edit summary |
||
| Line 5: | Line 5: | ||
<nowiki> | <nowiki> | ||
VERILOG_COMPILE_OPTIONS += -mfcu -sv</nowiki> | VERILOG_COMPILE_OPTIONS += -mfcu -sv</nowiki> | ||
Unfortunately, XST (Xilinx Synthesis Tool for creating bitfiles) won't support System Verilog until a (ever increasing) newer version. 3rd party ($$$) tools are required. | |||
Revision as of 05:04, 20 September 2012
System Verilog constructs are supported with ModelSim 6.1+ (we use ModelSim 10.1c currently). XST (simulator) does not support System Verilog.
You'll need to add a few flags to the compilers to support System Verilog. Open the main project make file (Makefile.include) and add:
VERILOG_COMPILE_OPTIONS += -mfcu -sv
Unfortunately, XST (Xilinx Synthesis Tool for creating bitfiles) won't support System Verilog until a (ever increasing) newer version. 3rd party ($$$) tools are required.