Frequently Asked Questions - Revision history

Ogamal: /* General FAQ */

2013-04-25T02:09:26Z

General FAQ

← Older revision		Revision as of 02:09, 25 April 2013
Line 1:		Line 1:
	== General FAQ ==		== General FAQ ==
	~~===Why is Simulation/building bit file/ (insert here) so slow?===~~
	If you are using the the cyfiles drive to do your work, these activities all seem to run much slower. The reason is that the cyfiles is a network mapped drive, so all reads/writes will have to traverse the network. To get around this, you can use the /tmp/ directory. You can copy your project to a directory, such as /tmp/.[username]/[projectfile]. The tmp directories are occasionally cleaned out, so do not leave unsaved work there. [[Media:UseTmpScript.sh \| Here‎]] is a script that will copy a give folder the the path of /tmp/.[username]/[name of folder]. The script will check to see if there is already a directory there with the same name, and if so it will alert the user. If not it will just copy the directory. IMPORTANT Ensure to make a copy of any changes back into your actual working directory, since the /tmp/ directory is routinely cleaned up.

	=== How to start my own custom personality project? ===		=== How to start my own custom personality project? ===
	We have two sample PDK examples. You can either use the '''cnyScript''' as described in this tutorial: [[Convey PDK Tutorial]] or use the Simpleton sample which is described in: [[Analyze the Simpleton Basic App]].		We have two sample PDK examples. You can either use the '''cnyScript''' as described in this tutorial: [[Convey PDK Tutorial]] or use the Simpleton sample which is described in: [[Analyze the Simpleton Basic App]].
Line 9:		Line 6:
	By default, the PDK looks like the project/verilog directory and compiles all .v files found there. To add other Verilog directories, use this makefile variable:		By default, the PDK looks like the project/verilog directory and compiles all .v files found there. To add other Verilog directories, use this makefile variable:
	<br /><nowiki>USER_VERILOG_DIRS += ../../verilog</nowiki>		<br /><nowiki>USER_VERILOG_DIRS += ../../verilog</nowiki>

			===Why is Simulation/building bit file/ (insert here) so slow?===
			If you are using the the cyfiles drive to do your work, these activities all seem to run much slower. The reason is that the cyfiles is a network mapped drive, so all reads/writes will have to traverse the network. To get around this, you can use the /tmp/ directory. You can copy your project to a directory, such as /tmp/.[username]/[projectfile]. The tmp directories are occasionally cleaned out, so do not leave unsaved work there. [[Media:UseTmpScript.sh \| Here‎]] is a script that will copy a give folder the the path of /tmp/.[username]/[name of folder]. The script will check to see if there is already a directory there with the same name, and if so it will alert the user. If not it will just copy the directory. IMPORTANT Ensure to make a copy of any changes back into your actual working directory, since the /tmp/ directory is routinely cleaned up.

	== Simulator Related ==		== Simulator Related ==

Ogamal: /* How to start my own custom personality project? */

2013-04-25T02:08:57Z

How to start my own custom personality project?

← Older revision		Revision as of 02:08, 25 April 2013
Line 4:		Line 4:

	=== How to start my own custom personality project? ===		=== How to start my own custom personality project? ===
	~~Use~~ the '''cnyScript''' as described in this tutorial: [[Convey PDK Tutorial]]		We have two sample PDK examples. You can either use the '''cnyScript''' as described in this tutorial: [[Convey PDK Tutorial]] or use the Simpleton sample which is described in: [[Analyze the Simpleton Basic App]].

	=== How to add new verilog files or directories to a PDK project? ===		=== How to add new verilog files or directories to a PDK project? ===

Ogamal: /* How to read/write the memory in the emulator? */

2013-04-04T04:03:49Z

How to read/write the memory in the emulator?

← Older revision		Revision as of 04:03, 4 April 2013
Line 85:		Line 85:
	bool AeMemStore (int aeId, int mcId, unint64 addr, int size, bool bSigned, uint64 &data);		bool AeMemStore (int aeId, int mcId, unint64 addr, int size, bool bSigned, uint64 &data);
	</code>		</code>

			Also you can get <code>mcId</code> using the function <code>McNum(addr)</code>

Ogamal at 23:40, 26 February 2013

2013-02-26T23:40:45Z

← Older revision		Revision as of 23:40, 26 February 2013
Line 62:		Line 62:
	endmodule		endmodule
	</nowiki>		</nowiki>


	==== How to use UNISIM library in simulator? ====		==== How to use UNISIM library in simulator? ====

Ogamal: /* Simulator Related */

2013-02-26T23:38:51Z

Simulator Related

← Older revision		Revision as of 23:38, 26 February 2013
Line 62:		Line 62:
	endmodule		endmodule
	</nowiki>		</nowiki>


			==== How to use UNISIM library in simulator? ====
			Firstly, make sure to have your Coregen modules in the<code> coregen/</code> folder in your PDK project. Then, navigate to the <code>sim/</code> in your PDK project and execute the command:
			<br /><code> vmap unisim /remote/Xilinx/13.4/ISE/vhdl/mti_se/10.1c/lin64/unisim/ </code>

			Finally, you may want to include your module in your project's <code>Makefile.include</code> as follows:
			<br /><code>USER_VHDL_FILES += ../coregen/fifo_64_1024.vhd</code>

	== Emulator Related ==		== Emulator Related ==

Ogamal: /* Why ModelSim ends the simulation before my design finish? */

2013-02-14T00:30:34Z

Why ModelSim ends the simulation before my design finish?

← Older revision		Revision as of 00:30, 14 February 2013
Line 17:		Line 17:
	==== Why ModelSim ends the simulation before my design finish? ====		==== Why ModelSim ends the simulation before my design finish? ====
	Convey simulations are set to end after a specific time period. To change this time, modify the following line in the file <code>sim/sc.config</code> in your pdk project:		Convey simulations are set to end after a specific time period. To change this time, modify the following line in the file <code>sim/sc.config</code> in your pdk project:

	<code>set DeadMan 10000</code>		<code>set DeadMan 10000</code>

Ogamal: /* Simulator Related */

2013-02-14T00:30:13Z

Simulator Related

← Older revision		Revision as of 00:30, 14 February 2013
Line 14:		Line 14:
	==== Where can I find the personality signals? ====		==== Where can I find the personality signals? ====
	You can find your custom personality signals in the "sim" window in ModelSim under <code>testbench > cae_fpga0 > ae_top > core > cae_pers</code>		You can find your custom personality signals in the "sim" window in ModelSim under <code>testbench > cae_fpga0 > ae_top > core > cae_pers</code>

			==== Why ModelSim ends the simulation before my design finish? ====
			Convey simulations are set to end after a specific time period. To change this time, modify the following line in the file <code>sim/sc.config</code> in your pdk project:
			<code>set DeadMan 10000</code>

	==== How to keep the waves I simulated? ====		==== How to keep the waves I simulated? ====

Tyler07: /* Why is Simulation/building bit file/ (insert here) so slow? */

2013-02-12T23:03:56Z

Why is Simulation/building bit file/ (insert here) so slow?

← Older revision		Revision as of 23:03, 12 February 2013
Line 1:		Line 1:
	== General FAQ ==		== General FAQ ==
	===Why is Simulation/building bit file/ (insert here) so slow?===		===Why is Simulation/building bit file/ (insert here) so slow?===
	If you are using the the cyfiles drive to do your work, these activities all seem to run much slower. The reason is that the cyfiles is a network mapped drive, so all reads/writes will have to traverse the network. To get around this, you can use the /tmp/ directory. You can copy your project to a directory, such as /tmp/.[username]/[projectfile]. The tmp directories are occasionally cleaned out, so do not leave unsaved work there. ~~Here~~ is a script that will copy a give folder the the path of /tmp/.[username]/[name of folder]. The script will check to see if there is already a directory there with the same name, and if so it will alert the user. If not it will just copy the directory. IMPORTANT Ensure to make a copy of any changes back into your actual working directory, since the /tmp/ directory is routinely cleaned up.		If you are using the the cyfiles drive to do your work, these activities all seem to run much slower. The reason is that the cyfiles is a network mapped drive, so all reads/writes will have to traverse the network. To get around this, you can use the /tmp/ directory. You can copy your project to a directory, such as /tmp/.[username]/[projectfile]. The tmp directories are occasionally cleaned out, so do not leave unsaved work there. [[Media:UseTmpScript.sh \| Here‎]] is a script that will copy a give folder the the path of /tmp/.[username]/[name of folder]. The script will check to see if there is already a directory there with the same name, and if so it will alert the user. If not it will just copy the directory. IMPORTANT Ensure to make a copy of any changes back into your actual working directory, since the /tmp/ directory is routinely cleaned up.

	=== How to start my own custom personality project? ===		=== How to start my own custom personality project? ===

Tyler07: /* General FAQ */

2013-02-12T22:59:11Z

General FAQ

← Older revision		Revision as of 22:59, 12 February 2013
Line 1:		Line 1:
	== General FAQ ==		== General FAQ ==
			===Why is Simulation/building bit file/ (insert here) so slow?===
			If you are using the the cyfiles drive to do your work, these activities all seem to run much slower. The reason is that the cyfiles is a network mapped drive, so all reads/writes will have to traverse the network. To get around this, you can use the /tmp/ directory. You can copy your project to a directory, such as /tmp/.[username]/[projectfile]. The tmp directories are occasionally cleaned out, so do not leave unsaved work there. Here is a script that will copy a give folder the the path of /tmp/.[username]/[name of folder]. The script will check to see if there is already a directory there with the same name, and if so it will alert the user. If not it will just copy the directory. IMPORTANT Ensure to make a copy of any changes back into your actual working directory, since the /tmp/ directory is routinely cleaned up.

	==== How to start my own custom personality project? ====		=== How to start my own custom personality project? ===
	Use the '''cnyScript''' as described in this tutorial: [[Convey PDK Tutorial]]		Use the '''cnyScript''' as described in this tutorial: [[Convey PDK Tutorial]]

Ogamal at 01:14, 8 February 2013

2013-02-08T01:14:28Z

← Older revision		Revision as of 01:14, 8 February 2013
Line 13:		Line 13:
	You can find your custom personality signals in the "sim" window in ModelSim under <code>testbench > cae_fpga0 > ae_top > core > cae_pers</code>		You can find your custom personality signals in the "sim" window in ModelSim under <code>testbench > cae_fpga0 > ae_top > core > cae_pers</code>

	=== How to keep the waves I simulated? ===		==== How to keep the waves I simulated? ====
	After adding the signals to the wave window, make sure to click anywhere in the waves window. Then, click the save button and save the current signals as "do" file. Next time you want to show the previous signals, open ModelSim using the command:		After adding the signals to the wave window, make sure to click anywhere in the waves window. Then, click the save button and save the current signals as "do" file. Next time you want to show the previous signals, open ModelSim using the command: