
Part I: Creating a personality that adds two 32-bit single precision floating point numbers

This tutorial will introduce Floating Point numbers and addition and walk you through the steps to create a Convey personality, generate a floating point adder using Xilinx IP Core generator and use it in the Convey personality you created to add two 32-bit single precision floating point numbers.

Introduction to Floating point numbers and addition:

The following block represents 32-bit precision floating point numbers



Variables in floating point numbers

• Sign: 0 = positive, 1 = negative

• Exponent: 8 bits

• Fraction: 23 bits

Mantissa = 1 + F

Bias = 127 for single precision

• Formula: $(-1)^s * (1+F) * 2^E$

Converting a decimal number to floating point number steps

- 1. Convert a Decimal number to Binary number $975.75_{10} >> 1111001111.11_2$
- 2. Normalize the number $1.11100111111_2 * 2^9$
- 3. From this normalized number we can fill all 32-bits of floating point number

```
Sign bit = 0 (number is positive)

Exponent = Bias + 9 = 127 + 9 = 136_{10} = 1000 \ 1000_2

Fraction part will contain all the bits after decimal point.
```

Hence, Floating Point representation of 975.75₁₀ is

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|------------|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| S | S Exponent | | | | | | | | | Fraction | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Summation of 2 floating point numbers:

- ► A. 0 0101 0110 111 0011 1000 0000 1100 0011 (number A)
- ► B. 0 0101 0011 100 1110 0101 1111 0001 1111 (number B)
- ightharpoonup E_A 0101 0110 = 86 (exponent part of number A)
- ightharpoonup E_B 0101 0011 = 83 (exponent part of number B)
- Normalizing the smaller number (B), shifting to the right by 86-83 = 3 such that exponents of both the numbers match.
- ► B. 1.100 1110 0101 1111 0001 1111 * **2**⁸³
 - $0.\ 001\ 1001\ 1100\ 1011\ 1110\ 0011\ *\ {\bf 2^{86}}$
- ► <u>A. 1. 111 0011 1000 0000</u> 1100 0011 * **2**⁸⁶
 - 10. 000 1101 0100 1100 1010 0110 * **2**⁸⁶
 - $1.\ 000\ 0110\ 1010\ 0110\ 0101\ 0011\ *\ {f 2^{87}}$

A+B (32-bit)

 $0\ 0101\ 0111\ 000\ 0110\ 1010\ 0110\ 0101\ 0011$

Steps:

Run the "newCnyProject" script. You can find it on the class wiki page (http://wikis.ece.iastate.edu/cpre584/index.php/Convey_PDK_Tutorial). Name your project. This project will use "Fpadd" as its name. Pick a number for your project. This number can be between 65000 and 65535. This tutorial will use 65005. Don't worry about this number conflicting with other personalities. The script creates a new personality directory for your personality.

```
cd
cd $CNYSCRIPTS/newCnyProject
```

Try making and running your application.

```
cd caeFpadd/appFpadd
make
./run
```

Now, we want our personality to add two 32-bit single precision floating point numbers. This tutorial will create a personality that takes in two 32-bit floating point numbers and returns their sum.

First let's start at the program that will be running on the host processor. We input two floating point numbers, add them and return the sum. Edit appFpadd.cpp with your favorite text editor. Then replace:

```
#TODO: replace with own cp call
cout << "@user:calling coprocessor" << endl;
copcall_fmt(sig, cpTalk, "");
cout << "@user:calling coprocessor" << endl;

with:

float input1 = 0.75;
float input2 = 0.50;
float output;
cout << "Input1: " << input1 << endl;
cout << "Input2: " << input2 << endl;
//TO DO: call coprocessor
cout << "Calling Assembly unit";
//print output sum value
cout << "output sum received back = " << output << endl;</pre>
```

Now we want an assembly function to run on the coprocessor that the host can call. Edit cpFpadd.s. Go to the cpTalk function and replace its name with 'summation'. Arguments are usually passed using the registers and the mov instruction. The same method is used for the return values. Add the following to cpFpadd.s:

```
.globl summation
.type summation.@function
.signature pdk=65005
summation:
```

```
mov.ae0 %s1, $0, %aeg
mov.ae0 %s2, $1, %aeg
caep00.ae0 $0
mov.ae0 %aeg, $0, %s1
rtn
```

This will run but since we have not written anything for caep00 the instruction does nothing (nop).

[Note: The assembly code calls a coprocessor instruction caep00 and passes the input float values to the application engine general registers (aeg). Note that floating point values are passed in S registers, starting with S1. If you want to pass integer values or addresses, use A registers starting with A8. For more details, refer chapter 11 of the Convey Programmers Guide.]

Now, go back to FpaddApp.cpp Add the function reference:

```
extern "C" float summation();
```

At the TODO statement add the following:

```
output = f copcall fmt(sig, summation, "ss", input1, input2);
```

[Note: In this step we referenced the 'summation' function and also included the coprocessor interface routine f_copcall_fmt. Since our return value is a float, we use f_copcall_fmt. You might want to use some other routine for a different type of return value. For more details on copcall routines, refer Appendix G of the Convey Programmer's Guide.]

Your FpaddApp.cpp should look like below:

```
float input1 = 0.75;
float input2 = 0.50;
float output;

cout << "Input1: " << input1 << endl;
cout << "Input2: " << input2 << endl;

cout << "Calling Assembly unit";
output = f_copcall_fmt(sig, summation, "ss", input1, input2);

cout << "output sum received = " << output << endl;</pre>
```

Make and see if it compiles.

Verilog part:

Some of the Verilog has been written to help you create your personality. This includes some instruction decoding and aeg register logic. We need to add logic to use aeg0. Also, we need to add logic to execute caep00. Let's start with the aeg register logic. Go the following section of code and add the code in blue to the existing code:

```
//***************
*****
// PERSONALITY SPECIFIC LOGIC
//*********************
*****
  reg[31:0] sumout;
  reg[31:0] input1;
  reg[31:0] input2;
  wire[31:0] c sumout;
  wire c return sum;
  reg return sum;
  reg oper nd;
  wire c oper_rfd;
  reg r enable;
  wire f idle;
//
  // AEG[0..NA-1] Registers
  //
   localparam NA = 51;
   localparam NB = 6;  // Number of bits to represent NAEG
   assign cae aeg cnt = NA;
   //output of aeg registers
   wire [63:0] w aeg[NA-1:0];
   genvar q;
   generate for (g=0; g<NA; g=g+1) begin : g0
     reg [63:0] c aeg, r aeg;
     always @* begin
      case (g)
```

```
//TODO: add cases for registers to be written to
         0:begin
          if(return sum) begin
             c aeg[31:0] = sumout;
          end
          else
             c aeg = r aeg;
            default: c aeg = r aeg;
        endcase
      end
      wire c aeg we = inst aeg wr && inst aeg idx[NB-1:0] == g;
      always @(posedge clk) begin
        if (c aeg we) begin
           r aeg <= cae data;
            $display("writing: %x", cae data);
        end
        else
            r aeg <= c aeg;
        end
      assign w aeg[g] = r_aeg;
   end endgenerate
```

Now add the logic to correctly stall the processor.

```
//logic for using cae IMPORTANT. cae_idle should be 0 when
executing a custom instruction and 1 otherwise.
//cae_stall should be 1 when when exectuting a custom instruction
and 0 otherwise.
    wire c_caep00;
    reg r_caep00;
    assign c_caep00 = inst_caep == 5'd0 && inst_val;
    always @(posedge clk) begin
        r_caep00 <= c_caep00;
    end
    assign cae_idle = !r_caep00 && f_idle;
    assign cae_stall = c_caep00 || r_caep00 || !f_idle;</pre>
```

Now add the logic for addition of numbers. Floating point numbers cannot be added using the conventional + sign. They need to be added as mentioned in the introduction above. Hence we instantiate another module called fpadder_top which handles the floating point summation. Note that we are using VHDL to write the fpadder_top module. To read more about how to instantiate a VHDL module in a Verilog code, refer the wiki page.


```
always @ (posedge clk per) begin
         if(inst caep == 5'd0 && inst val) begin
           r enable <= 1'b1;
           input1 <= w aeg[0][31:0];
           input2 <= w aeg[1][31:0];</pre>
        end
     else begin
        r enable <= 1'b0;
        return sum <= 1'b0;</pre>
        if(c return sum) begin
           sumout <= c sumout;</pre>
           return sum <= 1'b1;</pre>
        end
     end
   end
fpadder top test fpadder top(
.clk(clk per),
.enable(r enable),
.reset(reset per),
.a in(input1),
.b in(input2),
.result_out(c sumout),
.result rdy(c return sum),
.idle(f idle)
);
```


Now, let us write the VHDL file for the floating point addition. There are two parts of the VHDL file: (a) the top level module- fpadder_top and (b) the floating point adder core generated by Xilinx IP Coregen.


Creating Coregen:


Write 'ISE &' in terminal


Create a new project in ISE and follow the following steps




















Copy fpadder.vhd, fpadder.ngc and fpadder.xco files to coregen folder in your project folder.

fpadder_top.vhd library IEEE; use IEEE.STD LOGIC 1164.ALL; entity fpadder top is Port (clk : in STD LOGIC; enable : in STD LOGIC; reset : in STD LOGIC; a in : in STD LOGIC VECTOR (31 downto 0); b in : in STD LOGIC VECTOR (31 downto 0); result out : out STD LOGIC VECTOR (31 downto 0); result rdy : out STD LOGIC; idle : out STD LOGIC); end fpadder top; architecture Behavioral of fpadder top is COMPONENT fpadder PORT (a : IN std logic vector(31 downto 0); b : IN std logic vector(31 downto 0); operation nd : IN std logic; operation rfd : OUT std logic; clk : IN std logic; result : OUT std logic vector(31 downto 0); rdy : OUT std logic); END COMPONENT; type mc state is (IDLE ST, ADD ST, OUT ST); signal state : mc state := IDLE ST; signal a : std logic vector(31 downto 0); signal b : std logic vector(31 downto 0); signal operation nd : std logic;

--signal clk : std logic;

signal operation rfd : std logic;

signal result : std logic vector(31 downto 0);

```
signal rdy : std logic;
begin
     fpadder1: fpadder PORT MAP (
           a \Rightarrow a
           b \Rightarrow b
           operation nd => operation_nd,
           operation rfd => operation rfd,
           clk => clk,
           result => result,
           rdy => rdy
         );
     process(clk)
   begin
           if rising edge(clk) then
                if reset = '1' then
                      idle <= '1';
                      result out <=
"0000000000000000000000000000000000";
                      result rdy <= '0';</pre>
                else
                      case state is
                           when IDLE ST =>
                                 idle <= '1';
                                 result out <=
"0000000000000000000000000000000000";
                                 result rdy <= '0';</pre>
                                 if enable = '1' then
                                       operation nd<= '1';
                                       a <= a in;
                                      b \le b in;
                                       idle <= '0';
                                       state <= ADD ST;</pre>
                                 else
                                       state <= IDLE ST;</pre>
                                 end if;
                                 when ADD ST =>
                                       if rdy = '1' then
```

Steps for generating bit file.

Now you can create a bit file to be loaded on the coprocessor.

```
cd ../phys
make
```

This should take 1 to 2 hours, so use NX client and suspend the session and come back later to finish.

```
make release

#takes about 5 minutes

cd ..

cp ../caefpadd.release/13_04_27_05/cae_fpga.tgz
personalities/65005.1.1.1.0/ae fpga.tgz
```

Copy your project folder to convey machine using scp command.

To run your application on actual hardware use following commands

cd appfpadd

- ./loadcp
- ./runcp

Conclusion

Using this tutorial, you will be able to create your own personality which uses coregent to add two floating point numbers.

Extension to this can be creating a personality which reads number from memory controller, adds the number and stores the sum back in memory controller.